ABSTRACT: The development of flexible electronics operating at radiofrequencies (RF) requires materials that combine excellent electronic performance and the ability to withstand high levels of strain. In this work, we fabricate graphene field-effect transistors (GFETs) on flexible substrates from graphene grown by chemical vapor deposition (CVD). Our devices demonstrate unity-current-gain frequencies, f T , and unity-power-gain frequencies, f max , up to 10.7 GHz and 3.7 GHz, respectively, with strain limits of 1.75%. These devices represent the only reported technology to achieve gigahertz-frequency power gain at strain levels above 0.5%. As such, they demonstrate the potential of CVD graphene to enable a broad range of flexible electronic technologies which require both high flexibility and RF operation.
T he field of flexible electronics has been active for more than 15 years, driven by the desire for low-cost, large-area, pliable electronics for such applications as e-paper, flexible displays, chemical and biological sensors, and smart tags. 1 The electronic materials used in these cases have largely been polymers and small-molecule organic films because of the desire to exploit large-area, low-cost fabrication approaches, such as roll-to-roll dry 2 or inkjet printing. 3 The resulting electronic device performance, however, has been relatively poor, with inherent low-field mobilities typically less than 1 cm 2 V −1 s −1 and mobilities in integrated devices typically below 0.05 cm 2 V −1 s −1 . 1−3 Both reliability and low-voltage operation have been challenging. In addition, it is important for any proposed flexible technology to maintain uniform electronic properties over a wide range of strain, ε, which is related to the thickness, t, and bending radius, ρ, of the substrate as ε = t/(2ρ).
The desire to improve the performance of these devices has led to growing efforts to transfer wires, ribbons, and membranes of traditional semiconducting materials to flexible substrates. Materials such as silicon nanomembranes (SiNMs), 4−7 III−V metal−oxide−semiconductor thin films 8 and nanowires, 9 indium−gallium−zinc−oxide, 10 and AlGaN/ GaN heterostructures 11 have been investigated, as have carbon nanotubes (CNTs) 12−15 and graphene. 16, 17 However, enhancements to electronic performance have been achieved at the expense of device flexibility; to date, no flexible technology has achieved both unity-current-gain frequencies, f T , and unitypower-gain frequencies, f max , in the GHz regime at strains above 0.5%. CNT devices have demonstrated f T performance approaching 1 GHz at 1% strain for 0.8 μm channel lengths. 12, 13 However, f max , which is far more important for circuit applications, is not reported. In fact, f max is expected to be substantially less than f T , following similar trends for fieldeffect transistors (FETs) based on mats of CNTs on rigid substrates. 18 The highest values of f max for FETs fabricated on flexible substrates have been reported for SiNMs 5 and III−V metal−oxide−semiconductor thin films 8 at 12 GHz and 23 GHz, respectively. However, FETs based on these bulk semiconductor materials all exhibit strain limits below 0.5%. 4, 5, 8, 11 Graphene's unique electronic 19, 20 and mechanical 21 properties make it a promising material for the fabrication of FETs which require both high flexibility and high operating frequencies. While graphene has no band gap, rendering it poorly suited for digital applications, its high carrier mobility, 19, 22 saturation velocity, 23−25 and current-carrying capacity 26, 27 make it a promising candidate for high-frequency analog applications. Graphene-based FETs (GFETs) fabricated on rigid substrates have in fact demonstrated values of f max of up to 34 GHz at channel lengths of 600 nm. 28 Methods for producing graphene films suitable for flexible electronics include dielectrophoretic deposition of solutionprocessed graphene 16 and large-area growth of graphene by chemical vapor deposition (CVD). 29 GFETs from solutionprocessed methods demonstrate f T performance of approximately 2.2 GHz at a 170 nm channel length under strain up to 0.5%. 16 However, poor electrostatics in these devices result in nonsaturating current−voltage (I−V) characteristics and f max values of only 550 MHz. 16 In contrast, CVD graphene films display excellent electronic properties comparable to those of exfoliated graphene. 30 Even on flexible substrates, GFETs fabricated from CVD graphene exhibit field-effect mobilities up to 4900 cm 2 V −1 s −131 and maintain stable DC electronic properties at high levels of strain. 32−37 In this work we demonstrate GFETs fabricated from CVD graphene with f max of 3.7 GHz (at channel lengths of 500 nm) and strain limits of 1.75%. Figure 1 compares the work presented here with other flexible high-frequency technologies on the merits of f max and strain limits, showing that the GFETs fabricated in this work are the first transistors to attain power gain in the GHz regime at strains above 0.5%. Figure 2a shows a schematic of the GFETs fabricated in this work. A bottom-gated device structure is implemented, motivated by previous work demonstrating that bottom-gated fabrication of GFETs with a dielectric layer applied over the gate electrode yields higher performance than top-gated devices which attempt to grow a gate oxide on the graphene surface. 28, 38 GFETs are fabricated on 127 μm thick polyethylene naphthalate (PEN) substrates (DuPont Teijin Films). Two-fingered bottom-gates (1 nm Ti/30 nm Au−Pd alloy) are defined by electron beam lithography and lift-off. The contact pad region of the gate is further thickened by subsequent patterning and evaporation of Ti/Au (1 nm/50 nm). A 6-nm gate dielectric of HfO 2 is conformally grown by atomic layer deposition (ALD) at 150°C yielding a dielectric constant of κ ≈ 13. 39 Large, single-crystals of graphene are grown by chemical vapor deposition (CVD) and transferred over the gate using well-established procedures. 30 Graphene is patterned with a second lithography step and reactive ion etching in an oxygen plasma. The devices are completed by evaporating Ti/ Pd/Au (1 nm/15 nm/50 nm) source and drain electrodes to contact the graphene. Devices are left uncapped. In addition, the thermal limits of the polymer substrate (∼180°C) prevent high-temperature thermal annealing processes from being used to remove resist residue on the graphene channel. Figure 2b shows a cross-sectional schematic of a completed device. GFETs are fabricated with a gate length of 500 nm, source-todrain spacing of 900 nm, and an effective channel width of 30 μm (two 15-μm wide gates in parallel). Figure 2c shows an optical micrograph of a GFET device fabricated on a PEN substrate.
Electronic device characteristics are measured under ambient conditions. Samples are strained during electronic measurements by applying uniaxial tensile strain in the y-direction (see Figure 2c ) under two-point bending conditions, as shown in Figure 2d . The strain, ε yy , is calculated from the bending geometry using elastica theory assuming frictionless end supports. 40 Flexible GFET DC performance in the linear transport region is shown in Figure 3a −c, where the device resistance, R, is displayed against gate-to-source voltage, V gs , taken with fixed source-to-drain voltage (V sd = 10 mV) at increasing strain from ε yy = 0% to 1.75%. Low-bias field-effect mobility, μ FE , is calculated from μ FE = (L ch g m )/(W ch C tot V sd ), where L ch is the channel length, W ch is the channel width, C tot is the total effective gate capacitance per unit area, and g m is the smallsignal transconductance, defined as (∂I d /∂V gs )| V sd , where I d is the measured drain current. C tot is determined by the series combination of the electrostatic capacitance, C e , and the , based on a parallel plate model. C q is density-dependent over the charge carrier density range pertinent to this work (n = 0.5−10 × 10 12 cm −2
), but it can be approximated as the mean of C q values calculated over this carrier density range. This approach, shown to be valid for similar devices over an equivalent carrier density range, 41 yields a constant value of C q ≈ 2000 nF cm −2 . These values of C e and C q result in C tot ≈ 919 nF cm −2
. The source-to-gate current, I sg , is measured to remain below 0.5 pA over the entire strain range during device characterization, indicating negligible leakage current through the dielectric even at high strain. μ FE for our flexible GFET is ∼1500 cm 2 V −1 s −1 (for V gs = −0.25 V, the gate bias that yields the maximum g m for this device). This mobility is comparable to similar devices fabricated from exfoliated graphene on silicon substrates, 38, 41 demonstrating the excellent electronic quality of the CVD graphene utilized in this work. Although mobility remains relatively constant with strain up to ε yy = 1.75%, the position of the Dirac point with respect to V gs is observed to shift with increasing strain. We attribute this shift to changes in device electrostatics, related to mobile trapped charges in the gate oxide and at the graphene−oxide interface, as the substrate is flexed. The presence of trapped charges in the gate oxide, at the graphene−oxide interface, or in resist residue on the graphene surface additionally accounts for the hysteresis in the position of the Dirac point with respect to V g (∼0.5 V) observed in low-bias measurements. We note, however, that the presence of residual resist residue from lithographic processing does not significantly contribute to the contact resistance between the graphene channel and evaporated electrodes, as the total contact resistance for this device is less than 300 Ω μm, in the range best contact resistances reported for GFET devices (200−1000 Ω μm).
41−43
The ungated regions of the graphene channel will, however, effectively increase the contact resistance of the device. Improvements to the device architecture which act to minimize the gate-to-source and gate-to-drain spacer regions, such as by utilizing a self-aligned fabrication scheme, can further reduce the effective channel resistance. V sd = 0.5 V. V gs values are chosen to maximize device transconductance; these values change with strain due to the Dirac point voltage shifts observed in Figure 3a −c. The device demonstrates extrinsic cutoff frequency values (without any deembedding) of f T = 7.2 GHz and f max = 2.6 GHz at a bias point of V gs = −0.25 V at ε yy = 0%, as shown in Figure 4a . At ε yy = 1.25%, f T = 10.7 GHz and f max = 3.7 GHz are observed at V gs = 0.4 V (Figure 4b) . The RF performance does not degrade from its unstrained values up to strains of ε yy = 1.75% (Figure 4c) . We note that previously mentioned restrictions on the range of applied V sd , resulting from thermal constraints of the polymer substrate, prevent strong current saturation and ultimately limit f max performance. 28 In spite of these limitations, these devices yield comparable performance to GFETs fabricated on rigid substrates with a similar layout. (Figure 5b ) exhibit low variance (less than ±25%) up to strains of ε yy = 1.1%. At strains greater than 1.1%, variations in r o increase up to ±40%, likely related to the observed shifts in device electrostatics (most notably the shift in the Dirac point) with flexure. Figure 5c plots device gate capacitance extracted directly from measured scattering parameters, C g , as a function of strain. We note that the value of C g extracted at ε yy = 0% is 941 nF cm −2 , which matches well the expected value for C tot of 919 nF cm −2 as described before. The variation in C g with strain is likely attributed to aforementioned shifts in trapped charges. Accounting for observed variations in C g with strain, values of μ FE at strains above ε yy = 0% are calculated utilizing C g values extracted at equivalent strain states. Mobility for the device remains uniform with device flexure (Figure 5d ), exhibiting less than ±30% variance across the entire measured strain range up to ε yy = 1.75%, in good agreement with previous theoretical calculations 46 and experimental observations, 47 demonstrating the stability of the intrinsic electronic properties of the CVD graphene channel. Figure 5e ,f plots cutoff frequency as a function of strain. In all cases, V sd is 0.5 V, and V gs is chosen at each measured strain point to maximize the device transconductance; these values of V gs are also shown in Figure 5e . Both f T and f max demonstrate low variance (less than ±20%) with strain up to ε yy = 1.1%, above which an increase in both f T and f max of up to 40% is observed. We note that both DC and RF performance of the device remain uniform up to strains of ε yy = 1.1%; improvements to device structure which reduce trapped charges can allow for improved uniformity of electronic properties at strains greater than ε yy = 1.1%. Above strains of ε yy = 1.75%, most devices begin to fail as a result of cracking of the gate electrode, corresponding to clear irreversible degradations in electronic characteristics.
In conclusion, we demonstrate flexible GFETs fabricated from CVD graphene which display extrinsic values of f T and f max up to 10.7 GHz and 3.7 GHz, respectively, with strain limits of 1.75%. This is the first example of a flexible technology exhibiting both gigahertz-frequency power gain and strain limits above 0.5%. As such, this work demonstrates the potential of CVD graphene as a material to enable a wide-range of highly flexible electronic technologies requiring analog FETs operating in the gigahertz frequency range.
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